Sciweavers

1758 search results - page 288 / 352
» Schedule processes, not VCPUs
Sort
View
CONTEXT
2007
Springer
16 years 25 days ago
CAMOU: A Simple Integrated eLearning and Planning Techniques Tool
In this paper we present an educational tool which has been designed to manage (learning) knowledge acquired from the interactions with the students, and to automatically aids educ...
David Camacho, María Dolores Rodrígu...
FPL
2007
Springer
80views Hardware» more  FPL 2007»
16 years 25 days ago
A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems
A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize req...
Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi,...
ISSAC
2007
Springer
162views Mathematics» more  ISSAC 2007»
16 years 24 days ago
Multiprocessed parallelism support in ALDOR on SMPs and multicores
We report on a high-level categorical parallel framework, written in the Aldor language, to support high-performance computer algebra on symmetric multi-processors and multicore p...
Marc Moreno Maza, Ben Stephenson, Stephen M. Watt,...
ECBS
2006
IEEE
166views Hardware» more  ECBS 2006»
16 years 21 days ago
Model Transformations in the Model-Based Development of Real-time Systems
In this paper we argue for UML-based metamodeling and pattern-based graph transformation techniques in computer-based systems development through an illustrative example from the ...
Tivadar Szemethy, Gabor Karsai, Daniel Balasubrama...
FDL
2006
IEEE
16 years 21 days ago
Formalizing TLM with Communicating State Machines
Transaction Level Models are widely being used as high-level reference models during embedded systems development. High simulation speed and great modeling flexibility are the ma...
Bernhard Niemann, Christian Haubelt