Sciweavers

1758 search results - page 277 / 352
» Schedule processes, not VCPUs
Sort
View
IPPS
2006
IEEE
16 years 21 days ago
Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architect...
Grigoris Dimitroulakos, Michalis D. Galanis, Const...
ADBIS
2006
Springer
131views Database» more  ADBIS 2006»
16 years 20 days ago
Anatomy of a Data Stream Management System
Abstract. In this paper, we identify issues and present solutions developed – both theoretical and experimental – during the course of developing a data stream management syste...
Qingchun Jiang, Sharma Chakravarthy
AAAIDEA
2005
IEEE
16 years 9 days ago
Design and Evaluation of Diffserv Functionalities in the MPLS Edge Router Architecture
—Differentiated Service (DiffServ) in combination with Multi-Protocol Label Switching (MPLS) is a promising technology in converting the best-effort Internet into a QoS-capable n...
Wei-Chu Lai, Kuo-Ching Wu, Ting-Chao Hou
DAC
2009
ACM
16 years 7 months ago
Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis
In this paper, a design method for automotive architectures is proposed. The two main technical contributions are (i) a novel hardware/software architecture encoding that unifies ...
Jürgen Teich, Martin Lukasiewycz, Michael Gla...
DAC
2008
ACM
16 years 7 months ago
Feedback-controlled reliability-aware power management for real-time embedded systems
In recent literature it has been reported that Dynamic Power Management (DPM) may lead to decreased reliability in real-time embedded systems. The ever-shrinking device sizes cont...
Ranjani Sridharan, Nikhil Gupta, Rabi N. Mahapatra