Sciweavers

1758 search results - page 228 / 352
» Schedule processes, not VCPUs
Sort
View
GLVLSI
2007
IEEE
151views VLSI» more  GLVLSI 2007»
15 years 10 months ago
Hand-in-hand verification of high-level synthesis
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...
WSC
2007
15 years 9 months ago
A supply chain paradigm to model business pprocesses at the Y-12 National Security Complex
The NNSA’s Y-12 National Security Complex is a manufacturing facility operated by BWXT Y-12. Y-12’s missions include ensuring the US’ nuclear weapons deterrent, storing nucl...
Reid L. Kress, Jack Dixon, Thomas M. Insalaco, Ric...
WSC
2008
15 years 9 months ago
Distributed agent-based simulation of construction projects with HLA
Simulation techniques can provide a resource-driven schedule and answer many hypothetical scenarios before project execution to improve on conventional project management software...
Hosein Taghaddos, Simaan M. AbouRizk, Yasser Moham...
WSC
2008
15 years 9 months ago
Heuristics for balancing Operating Room and post-anesthesia resources under uncertainty
The Post-Anesthesia Care Unit (PACU) is a shared resource in the hospital where patients recover from surgery. It is fed by a set of Operating Rooms (OR's) often spanning sev...
Jill H. Iser, Brian T. Denton, Russell E. King
CASES
2008
ACM
15 years 8 months ago
Compiling custom instructions onto expression-grained reconfigurable architectures
While customizable processors aim at combining the flexibility of general purpose processors with the speed and power advantages of custom circuits, commercially available process...
Paolo Bonzini, Giovanni Ansaloni, Laura Pozzi