Sciweavers

1758 search results - page 155 / 352
» Schedule processes, not VCPUs
Sort
View
ICSE
2009
IEEE-ACM
16 years 1 months ago
Improving quality, one process change at a time
We report on one organization's experience making process changes in a suite of projects. The changes were motivated by clients’ requests for better time estimates, better ...
Caryna Pinheiro, Frank Maurer, Jonathan Sillito
DATE
2003
IEEE
104views Hardware» more  DATE 2003»
16 years 2 days ago
Efficient Field Processing Cores in an Innovative Protocol Processor System-on-Chip
We present an innovative protocol processor component that combines wire-speed processing for low-level, and best effort processing for higher-level protocols. The component is a ...
George Lykakis, N. Mouratidis, Kyriakos Vlachos, N...
187
Voted
ISPW
2006
IEEE
16 years 24 days ago
Spiral Lifecycle Increment Modeling for New Hybrid Processes
The spiral lifecycle is being extended to address new challenges for Software-Intensive Systems of Systems (SISOS), such as coping with rapid change while simultaneously assuring h...
Raymond J. Madachy, Barry W. Boehm, Jo Ann Lane
ISPW
2010
IEEE
15 years 12 months ago
How to Welcome Software Process Improvement and Avoid Resistance to Change
Pressures for more complex products, customer dissatisfaction and problems related to cost and schedule overruns increase the need for effective management response and for improve...
Daniela Cristina Cascini Peixoto, Vitor A. Batista...
DSN
2007
IEEE
16 years 1 months ago
Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance
Transient faults are emerging as a critical concern in the reliability of general-purpose microprocessors. As architectural trends point towards multi-threaded multi-core designs,...
Alex Shye, Tipp Moseley, Vijay Janapa Reddi, Josep...