Sciweavers

2020 search results - page 338 / 404
» Scalable Instruction-Level Parallelism.
Sort
View
HPCA
2007
IEEE
16 years 6 months ago
Illustrative Design Space Studies with Microarchitectural Regression Models
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
Benjamin C. Lee, David M. Brooks
HPCA
2006
IEEE
16 years 6 months ago
Software-hardware cooperative memory disambiguation
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
Ruke Huang, Alok Garg, Michael C. Huang
ICDCS
2009
IEEE
16 years 3 months ago
Distributed Processing of Spatial Alarms: A Safe Region-Based Approach
Spatial alarms are considered as one of the basic capabilities in future mobile computing systems for enabling personalization of location-based services. In this paper, we propos...
Bhuvan Bamba, Ling Liu, Arun Iyengar, Philip S. Yu
ICDCS
2009
IEEE
16 years 3 months ago
Down the Block and Around the Corner The Impact of Radio Propagation on Inter-vehicle Wireless Communication
Vehicular networks are emerging as a new distributed system environment with myriad possible applications. Most studies on vehicular networks are carried out via simulation, given...
John S. Otto, Fabián E. Bustamante, Randall...
EUROSYS
2007
ACM
16 years 3 months ago
Sprint: a middleware for high-performance transaction processing
Sprint is a middleware infrastructure for high performance and high availability data management. It extends the functionality of a standalone in-memory database (IMDB) server to ...
Lásaro J. Camargos, Fernando Pedone, Marcin...