Sciweavers

2020 search results - page 271 / 404
» Scalable Instruction-Level Parallelism.
Sort
View
EUROPAR
2010
Springer
15 years 7 months ago
A Study of a Software Cache Implementation of the OpenMP Memory Model for Multicore and Manycore Architectures
Abstract. This paper is motivated by the desire to provide an efficient and scalable software cache implementation of OpenMP on multicore and manycore architectures in general, and...
Chen Chen, Joseph B. Manzano, Ge Gan, Guang R. Gao...
CLOUDCOM
2010
Springer
15 years 4 months ago
Using Global Behavior Modeling to Improve QoS in Cloud Data Storage Services
Abstract--The cloud computing model aims to make largescale data-intensive computing affordable even for users with limited financial resources, that cannot invest into expensive i...
Jesús Montes, Bogdan Nicolae, Gabriel Anton...
IPPS
2010
IEEE
15 years 4 months ago
Structuring the execution of OpenMP applications for multicore architectures
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
François Broquedis, Olivier Aumage, Brice G...
ICIP
2006
IEEE
16 years 8 months ago
Parity-Object Embedded Streaming for Synthetic Graphics
This paper proposes an object-oriented approach for streaming synthetic graphic contents over a packet-erasure channel. Graphic objects such as geometric meshes and texture images...
Dihong Tian, Ghassan Alregib
VLSID
2003
IEEE
148views VLSI» more  VLSID 2003»
16 years 6 months ago
Extending Platform-Based Design to Network on Chip Systems
Exploitation of silicon capacity will require improvements in design productivity and more scalable system paradigms. Asynchronous message passing networks on chip (NOC) have been...
Juha-Pekka Soininen, Axel Jantsch, Martti Forsell,...