2020 search results - page 228 / 404 » Scalable Instruction-Level Parallelism. |
175
click to vote
SPAA
2010
ACM
15 years 11 months ago
2010
ACM
We explore the potential of hardware transactional memory (HTM) to improve concurrent algorithms. We illustrate a number of use cases in which HTM enables significantly simpler c...
172
click to vote
ICDCS
2000
IEEE
15 years 11 months ago
2000
IEEE
1 Switched system-area networks enable thousands of storage devices to be shared and directly accessed by end hosts, promising databases and filesystems highly scalable, reliable ...
183
click to vote
ICDCS
2000
IEEE
15 years 11 months ago
2000
IEEE
In light of advances in processor and networking technology, especially the emergenceof networkattached disks,the traditional clientserver architecture of file systems has become...
206
click to vote
PDP
2010
IEEE
15 years 11 months ago
2010
IEEE
Scheduling large amounts of tasks in distributed computing platforms composed of millions of nodes is a challenging goal, even more in a fully decentralized way and with low overhe...
181
click to vote
ICPADS
1998
IEEE
15 years 10 months ago
1998
IEEE
This paper describes a scalable Web server array architecture which uses a caching policy called Probability Based Replacement (PBR) algorithm [5, 6]. The server array consists of...