Sciweavers

2020 search results - page 217 / 404
» Scalable Instruction-Level Parallelism.
Sort
View
ICDCSW
2002
IEEE
15 years 11 months ago
Event Systems: How to Have Your Cake and Eat It Too
This paper addresses the fundamental tradeoffs in event systems between scalability (of event filtering, routing, and delivery mechanisms), expressiveness (when describing intere...
Patrick Th. Eugster, Pascal Felber, Rachid Guerrao...
ICDCSW
2002
IEEE
15 years 11 months ago
Hermes: A Distributed Event-Based Middleware Architecture
In this paper, we argue that there is a need for an event-based middleware to build large-scale distributed systems. Existing publish/subscribe systems still have limitations comp...
Peter R. Pietzuch, Jean Bacon
ISCA
1998
IEEE
114views Hardware» more  ISCA 1998»
15 years 10 months ago
The MIT Alewife Machine: Architecture and Performance
Alewife is a multiprocessor architecture that supports up to 512 processing nodes connected over a scalable and cost-effective mesh network at a constant cost per node. The MIT Al...
Anant Agarwal, Ricardo Bianchini, David Chaiken, K...
DSN
2011
IEEE
14 years 6 months ago
Transparent dynamic binding with fault-tolerant cache coherence protocol for chip multiprocessors
—Aggressive technology scaling causes chip multiprocessors increasingly error-prone. Core-level faulttolerant approaches bind two cores to implement redundant execution and error...
Shuchang Shan, Yu Hu, Xiaowei Li
SIGIR
2011
ACM
14 years 9 months ago
No free lunch: brute force vs. locality-sensitive hashing for cross-lingual pairwise similarity
This work explores the problem of cross-lingual pairwise similarity, where the task is to extract similar pairs of documents across two different languages. Solutions to this pro...
Ferhan Ture, Tamer Elsayed, Jimmy J. Lin