Sciweavers

2020 search results - page 195 / 404
» Scalable Instruction-Level Parallelism.
Sort
View
HPDC
1999
IEEE
15 years 11 months ago
Toward a Common Component Architecture for High-Performance Scientific Computing
This paper describes work in progress to develop a standard for interoperability among high-performance scientific components. This research stems from growing recognition that th...
Robert C. Armstrong, Dennis Gannon, Al Geist, Kata...
IPPS
2009
IEEE
16 years 1 months ago
Phaser accumulators: A new reduction construct for dynamic parallelism
A reduction is a computation in which a common operation, such as a sum, is to be performed across multiple pieces of data, each supplied by a separate task. We introduce phaser a...
Jun Shirako, David M. Peixotto, Vivek Sarkar, Will...
BMCBI
2005
246views more  BMCBI 2005»
15 years 6 months ago
ParPEST: a pipeline for EST data analysis based on parallel computing
Background: Expressed Sequence Tags (ESTs) are short and error-prone DNA sequences generated from the 5' and 3' ends of randomly selected cDNA clones. They provide an im...
Nunzio D'Agostino, Mario Aversano, Maria Luisa Chi...
ICCD
2002
IEEE
138views Hardware» more  ICCD 2002»
16 years 3 months ago
The Imagine Stream Processor
The Imagine Stream Processor is a single-chip programmable media processor with 48 parallel ALUs. At 400 MHz, this translates to a peak arithmetic rate of 16 GFLOPS on single-prec...
Ujval J. Kapasi, William J. Dally, Scott Rixner, J...
CLUSTER
2009
IEEE
15 years 4 months ago
MITHRA: Multiple data independent tasks on a heterogeneous resource architecture
With the advent of high-performance COTS clusters, there is a need for a simple, scalable and faulttolerant parallel programming and execution paradigm. In this paper, we show that...
Reza Farivar, Abhishek Verma, Ellick Chan, Roy H. ...