58 search results - page 10 / 12 » Routing in a New 2-Dimensional FPGA FPIC Routing Architectur... |
144
click to vote
FPL
2005
Springer
15 years 11 months ago
2005
Springer
Modern heterogeneous FPGAs contain “hard” specificpurpose structures such as blocks of memory and multipliers in addition to the completely flexible “soft” programmable ...
174
click to vote
FPGA
2004
ACM
15 years 11 months ago
2004
ACM
The cost functions used to evaluate logic synthesis transformations for FPGAs are far removed from the final speed and routability determined after placement, routing and timing a...
175
click to vote
INFOCOM
2010
IEEE
15 years 3 months ago
2010
IEEE
It is becoming apparent that the next generation IP route lookup architecture needs to achieve speeds of 100Gbps and beyond while supporting both IPv4 and IPv6 with fast real-time ...
174
click to vote
TVLSI
2008
15 years 5 months ago
2008
This paper describes Glitchless, a circuit-level technique for reducing power in FPGAs by eliminating unnecessary logic transitions called glitches. This is done by adding program...
137
click to vote
NOCS
2007
IEEE
16 years 8 days ago
2007
IEEE
In this paper we present a new clustered mesh FPGA architecture where each cluster local interconnect is implemented as an MFPGA tree network [6]. Unlike previous clustered mesh a...