Sciweavers

2808 search results - page 336 / 562
» Routing betweenness centrality
Sort
View
PIMRC
2010
IEEE
15 years 4 months ago
How to improve the performance in Delay Tolerant Networks under Manhattan Mobility Model
Delay Tolerant networks (DTNs) are one type of wireless networks where the number of nodes per unit area is small and hence the connectivity between the nodes is intermittent. In t...
Mouna Abdelmoumen, Eya Dhib, Mounir Frikha, Tijani...
ICCAD
2009
IEEE
94views Hardware» more  ICCAD 2009»
15 years 4 months ago
Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint
We propose a layout-driven test-architecture design and optimization technique for core-based system-on-chips (SoCs) that are fabricated using three-dimensional (3D) integration. ...
Li Jiang, Qiang Xu, Krishnendu Chakrabarty, T. M. ...
ISCAS
2011
IEEE
210views Hardware» more  ISCAS 2011»
14 years 10 months ago
A mostly-digital analog scan-out chain for low bandwidth voltage measurement for analog IP test
—A method of precise measurement of on-chip analog voltages in a mostly-digital manner, with minimal overhead, is presented. A pair of clock signals is routed to the node of an a...
Rajath Vasudevamurthy, Pratap Kumar Das, Bharadwaj...
ICPR
2006
IEEE
16 years 7 months ago
Chaining Planar Homographies for Fast and Reliable 3D Plane Tracking
This paper addresses the problem of tracking a 3D plane over a sequence of images acquired by a free moving camera, a task that is of central importance to a wide variety of visio...
Manolis I. A. Lourakis, Antonis A. Argyros
WWW
2004
ACM
16 years 7 months ago
Cooperative middleware specialization for service oriented architectures
Service-oriented architectures (SOA) will provide the basis of the next generation of distributed software systems, and have already gained enormous traction in the industry throu...
Nirmal Mukhi, Ravi B. Konuru, Francisco Curbera