Sciweavers

149 search results - page 28 / 30
» Routing Lookups in Hardware at Memory Access Speeds
Sort
View
SIGMETRICS
2003
ACM
199views Hardware» more  SIGMETRICS 2003»
15 years 11 months ago
Data cache locking for higher program predictability
Caches have become increasingly important with the widening gap between main memory and processor speeds. However, they are a source of unpredictability due to their characteristi...
Xavier Vera, Björn Lisper, Jingling Xue
IEEEPACT
2006
IEEE
16 years 2 days ago
Two-level mapping based cache index selection for packet forwarding engines
Packet forwarding is a memory-intensive application requiring multiple accesses through a trie structure. The efficiency of a cache for this application critically depends on the ...
Kaushik Rajan, Ramaswamy Govindarajan
INFOCOM
2009
IEEE
16 years 20 days ago
Minimizing Rulesets for TCAM Implementation
—Packet classification is a function increasingly used in a number of networking appliances and applications. Typically, sists of a set of abstract classifications, and a set o...
Rick McGeer, Praveen Yalagandula
IEEEPACT
2006
IEEE
16 years 2 days ago
A two-phase escape analysis for parallel java programs
Thread escape analysis conservatively determines which objects may be accessed in more than one thread. Thread escape analysis is useful for a variety of purposes – finding rac...
Kyungwoo Lee, Samuel P. Midkiff
CN
2002
77views more  CN 2002»
15 years 5 months ago
Architecture of a Web server accelerator
We describe the design, implementation and performance of a high-performance Web server accelerator which runs on an embedded operating system and improves Web server performance ...
Junehwa Song, Arun Iyengar, Eric Levy-Abegnoli, Da...