Sciweavers

7262 search results - page 1262 / 1453
» Reversible Computer Hardware
Sort
View
IEEEPACT
2005
IEEE
16 years 1 days ago
Design and Implementation of a Compiler Framework for Helper Threading on Multi-core Processors
Helper threading is a technique that utilizes a second core or logical processor in a multi-threaded system to improve the performance of the main thread. A helper thread executes...
Yonghong Song, Spiros Kalogeropulos, Partha Tiruma...
IEEEPACT
2005
IEEE
16 years 1 days ago
Extended Whole Program Paths
We describe the design, generation and compression of the extended whole program path (eWPP) representation that not only captures the control flow history of a program execution...
Sriraman Tallam, Rajiv Gupta, Xiangyu Zhang
IEEEPACT
2005
IEEE
16 years 1 days ago
Store-Ordered Streaming of Shared Memory
Coherence misses in shared-memory multiprocessors account for a substantial fraction of execution time in many important scientific and commercial workloads. Memory streaming prov...
Thomas F. Wenisch, Stephen Somogyi, Nikolaos Harda...
ISCAS
2005
IEEE
115views Hardware» more  ISCAS 2005»
16 years 1 days ago
Progressive scrambling for MP3 audio
– Audio scrambling can be employed in audio distribution for the purpose of guaranteeing the confidentiality. Electronic commerce in audio products would be facilitated by the de...
Wei-Gang Fu, Wei-Qi Yan, Mohan S. Kankanhalli
ISCAS
2005
IEEE
197views Hardware» more  ISCAS 2005»
16 years 1 days ago
Averaging attack resilient video fingerprinting
— This paper addresses an effective technique for digital fingerprinting for video. While orthogonal modulation technique is a straightforward and widely used method for digital ...
In Koo Kang, Choong-Hoon Lee, Hae-Yeoun Lee, Jong-...
« Prev « First page 1262 / 1453 Last » Next »