Sciweavers

7262 search results - page 1237 / 1453
» Reversible Computer Hardware
Sort
View
IEEEPACT
2009
IEEE
16 years 1 months ago
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
Rajkishore Barik, Vivek Sarkar
IEEEPACT
2009
IEEE
16 years 1 months ago
Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading
Industry is moving towards multi-core designs as we have hit the memory and power walls. Multi-core designs are very effective to exploit thread-level parallelism (TLP) but do not...
Carlos Madriles, Pedro López, Josep M. Codi...
IEEEPACT
2009
IEEE
16 years 1 months ago
Analytical Modeling of Pipeline Parallelism
Parallel programming is a requirement in the multi-core era. One of the most promising techniques to make parallel programming available for the general users is the use of parall...
Angeles G. Navarro, Rafael Asenjo, Siham Tabik, Ca...
IROS
2009
IEEE
145views Robotics» more  IROS 2009»
16 years 1 months ago
Action-related place-based mobile manipulation
— In mobile manipulation, the position to which the robot navigates has a large influence on the ease with which a subsequent manipulation action can be performed. Whether a man...
Freek Stulp, Andreas Fedrizzi, Michael Beetz
ESTIMEDIA
2009
Springer
16 years 1 months ago
QoS management of dynamic video tasks by task splitting and skipping
—We have integrated processing with deterministic and non-deterministic resource usage in an overall application and evaluated its performance on a multi-core processor platform....
Rob Albers, Eric Suijs, Peter H. N. de With
« Prev « First page 1237 / 1453 Last » Next »