Sciweavers

7262 search results - page 1236 / 1453
» Reversible Computer Hardware
Sort
View
FPGA
2009
ACM
154views FPGA» more  FPGA 2009»
16 years 1 months ago
Synthesis of reconfigurable high-performance multicore systems
Reconfigurable high-performance computing systems (RHPC) have been attracting more and more attention over the past few years. RHPC systems are a promising solution for accelerati...
Jason Cong, Karthik Gururaj, Guoling Han
CODES
2009
IEEE
16 years 1 months ago
On compile-time evaluation of process partitioning transformations for Kahn process networks
Kahn Process Networks is an appealing model of computation for programming and mapping applications onto multi-processor platforms. Autonomous processes communicate through unboun...
Sjoerd Meijer, Hristo Nikolov, Todor Stefanov
COMPSAC
2009
IEEE
16 years 1 months ago
The Design and Implementation of a Bare PC Email Server
— This paper presents the architecture, design and implementation of an email server that runs on a bare PC without an operating system or hard-disk. In addition to providing sta...
George H. Ford Jr., Ramesh K. Karne, Alexander L. ...
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra
GLVLSI
2009
IEEE
154views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Design of a maximum-likelihood detector for cooperative communications in intersymbol interference channels
Recently, cooperative communication has attracted a lot of attention for its potential to increase spatial diversity. However, limited attention has been paid to the physical laye...
Yanjie Peng, Andrew G. Klein, Xinming Huang
« Prev « First page 1236 / 1453 Last » Next »