Sciweavers

7262 search results - page 1193 / 1453
» Reversible Computer Hardware
Sort
View
ISCA
2000
IEEE
121views Hardware» more  ISCA 2000»
15 years 11 months ago
Selective, accurate, and timely self-invalidation using last-touch prediction
Communication in cache-coherent distributed shared memory (DSM) often requires invalidating (or writing back) cached copies of a memory block, incurring high overheads. This paper...
An-Chow Lai, Babak Falsafi
MSS
2000
IEEE
182views Hardware» more  MSS 2000»
15 years 11 months ago
A Blueprint for Representation Information in the OAIS Model
The CEDARS∗ project within UK academia seeks to develop a demonstrator system to recommend techniques for long-term storage of digital data primarily within the research library...
David Holdsworth, Derek M. Sergeant
ICCAD
1999
IEEE
92views Hardware» more  ICCAD 1999»
15 years 11 months ago
Interface and cache power exploration for core-based embedded system design
Minimizing power consumption is of paramount importance during the design of embedded (mobile computing) systems that come as systems-ona-chip, since interdependencies of design c...
Tony Givargis, Jörg Henkel, Frank Vahid
ICCAD
1999
IEEE
148views Hardware» more  ICCAD 1999»
15 years 11 months ago
SAT based ATPG using fast justification and propagation in the implication graph
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...
Paul Tafertshofer, Andreas Ganz
MICRO
1999
IEEE
105views Hardware» more  MICRO 1999»
15 years 11 months ago
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Building a high-performance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that ...
Todd M. Austin
« Prev « First page 1193 / 1453 Last » Next »