Sciweavers

7262 search results - page 1185 / 1453
» Reversible Computer Hardware
Sort
View
ISCA
2006
IEEE
187views Hardware» more  ISCA 2006»
16 years 18 days ago
A Case for MLP-Aware Cache Replacement
Performance loss due to long-latency memory accesses can be reduced by servicing multiple memory accesses concurrently. The notion of generating and servicing long-latency cache m...
Moinuddin K. Qureshi, Daniel N. Lynch, Onur Mutlu,...
ISCAS
2006
IEEE
162views Hardware» more  ISCAS 2006»
16 years 18 days ago
Silicon neurons that phase-lock
Abstract—We present a silicon neuron with a dynamic, active leak that enables precise spike-timing with respect to a time-varying input signal. Our neuron models the mammalian bu...
J. H. Wittig Jr., Kwabena Boahen
SBACPAD
2006
IEEE
147views Hardware» more  SBACPAD 2006»
16 years 18 days ago
Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors
Neural-inspired branch predictors achieve very low branch misprediction rates. However, previously proposed implementations have a variety of characteristics that make them challe...
Daniel A. Jiménez, Gabriel H. Loh
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
16 years 18 days ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil
CODES
2005
IEEE
16 years 6 days ago
Enhancing security through hardware-assisted run-time validation of program data properties
The growing number of information security breaches in electronic and computing systems calls for new design paradigms that consider security as a primary design objective. This i...
Divya Arora, Anand Raghunathan, Srivaths Ravi, Nir...
« Prev « First page 1185 / 1453 Last » Next »