Sciweavers

7262 search results - page 1134 / 1453
» Reversible Computer Hardware
Sort
View
ICS
1999
Tsinghua U.
15 years 11 months ago
Improving the performance of speculatively parallel applications on the Hydra CMP
Hydra is a chip multiprocessor (CMP) with integrated support for thread-level speculation. Thread-level speculation provides a way to parallelize sequential programs without the n...
Kunle Olukotun, Lance Hammond, Mark Willey
HPCA
1998
IEEE
15 years 11 months ago
The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization
As we look to the future, and the prospect of a billion transistors on a chip, it seems inevitable that microprocessors will exploit having multiple parallel threads. To achieve t...
J. Gregory Steffan, Todd C. Mowry
HPCA
1998
IEEE
15 years 11 months ago
Performance Study of a Concurrent Multithreaded Processor
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
Jenn-Yuan Tsai, Zhenzhen Jiang, Eric Ness, Pen-Chu...
ICNP
1998
IEEE
15 years 11 months ago
A Lossless, Minimal Latency Protocol for Gigabit ATM Networks
Advances in ber-optic and VLSI technology have led to the emergence of very high-speed networks based on Asynchronous Transfer Mode ATM. The time required to transmit the data int...
Michael D. Santos, P. M. Melliar-Smith, Louise E. ...
RT
1999
Springer
15 years 11 months ago
Interactive Rendering using the Render Cache
Interactive rendering requires rapid visual feedback. The render cache is a new method for achieving this when using high-quality pixel-oriented renderers such as ray tracing that...
Bruce Walter, George Drettakis, Steven G. Parker
« Prev « First page 1134 / 1453 Last » Next »