7262 search results - page 1128 / 1453 » Reversible Computer Hardware |
187
Voted
DCC
2000
IEEE
15 years 11 months ago
2000
IEEE
We present a novel algorithm that assigns codes to instructions during instruction code compression in order to minimize bus-related bit-toggling and thus reducing power consumpti...
203
click to vote
HPCA
2000
IEEE
15 years 11 months ago
2000
IEEE
Efficiency of synchronization mechanisms can limit the parallel performance of many shared-memory applications. In addition, the ever increasing performance gap between processor...
163
click to vote
HPCA
2000
IEEE
15 years 11 months ago
2000
IEEE
Memorylatency isbecominganincreasingly importantperformance bottleneck, especially in multiprocessors. One technique for tolerating memory latency is multithreading, whereby we sw...
182
click to vote
ICDCS
2000
IEEE
15 years 11 months ago
2000
IEEE
To assure dependable onboard evolution, we have developed a methodology called guarded software upgrading (GSU). In this paper, we focus on a low-cost approach to error containmen...
180
click to vote
IPPS
2000
IEEE
15 years 11 months ago
2000
IEEE
With the ever-increasing demands on server applications, many new server services are distributed in nature. We evaluated one hundred deployed systems and found that over a one-yea...