Sciweavers

7262 search results - page 1099 / 1453
» Reversible Computer Hardware
Sort
View
IPPS
2007
IEEE
16 years 1 months ago
A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors
Snoopy cache coherence protocols broadcast requests to all nodes, reducing the latency of cache to cache transfer misses at the expense of increasing interconnect power. We propos...
Ehsan Atoofian, Amirali Baniasadi
IPPS
2007
IEEE
16 years 1 months ago
Microarchitectural Support for Speculative Register Renaming
This paper proposes and evaluates a new microarchitecture for out-of-order processors that supports speculative renaming. We call speculative renaming to the speculative omission ...
Jesús Alastruey, Teresa Monreal, Víc...
IPPS
2007
IEEE
16 years 1 months ago
A Comprehensive Analysis of OpenMP Applications on Dual-Core Intel Xeon SMPs
Hybrid chip multithreaded SMPs present new challenges as well as new opportunities to maximize performance. Our intention is to discover the optimal operating configuration of suc...
Ryan E. Grant, Ahmad Afsahi
WIMOB
2007
IEEE
16 years 29 days ago
Software Solutions for Converting a MIMO-OFDM Channel into Multiple SISO-OFDM Channels
We present a software approach for MIMO-OFDM wireless communication technology. We first show that complex matrix operations like Singular-Value Decomposition (SVD), diagonalizat...
Mihai Sima, Murugappan Senthilvelan, Daniel Iancu,...
ACCV
2007
Springer
16 years 27 days ago
Palmprint Recognition Under Unconstrained Scenes
This paper presents a novel real-time palmprint recognition system for cooperative user applications. This system is the first one achieving noncontact capturing and recognizing pa...
Yufei Han, Zhenan Sun, Fei Wang, Tieniu Tan
« Prev « First page 1099 / 1453 Last » Next »