Sciweavers

7262 search results - page 1065 / 1453
» Reversible Computer Hardware
Sort
View
MSS
2000
IEEE
119views Hardware» more  MSS 2000»
15 years 11 months ago
Implementing Journaling in a Linux Shared Disk File System
In computer systems today, speed and responsiveness is often determined by network and storage subsystem performance. Faster, more scalable networking interfaces like Fibre Channe...
Kenneth W. Preslan, Andrew P. Barry, Jonathan Bras...
HPCA
1999
IEEE
15 years 11 months ago
Limits to the Performance of Software Shared Memory: A Layered Approach
Much research has been done in fast communication on clusters and in protocols for supporting software shared memory across them. However, the end performance of applications that...
Angelos Bilas, Dongming Jiang, Yuanyuan Zhou, Jasw...
HPCA
1999
IEEE
15 years 11 months ago
Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance
In general-purpose microprocessors, recent trends have pushed towards 64-bit word widths, primarily to accommodate the large addressing needs of some programs. Many integer proble...
David Brooks, Margaret Martonosi
ICCAD
1999
IEEE
66views Hardware» more  ICCAD 1999»
15 years 11 months ago
Timing-safe false path removal for combinational modules
A delay abstraction of a combinational module is a compact representation of the delay information of the module, which carries effective pin-to-pin delay for each primary-input/pr...
Yuji Kukimoto, Robert K. Brayton
EUROPAR
1999
Springer
15 years 11 months ago
Annotated Memory References: A Mechanism for Informed Cache Management
Processor cycle time continues to decrease faster than main memory access times, placing higher demands on cache memory hierarchy performance. To meet these demands, conventional ...
Alvin R. Lebeck, David R. Raymond, Chia-Lin Yang, ...
« Prev « First page 1065 / 1453 Last » Next »