2778 search results - page 97 / 556 » Reuse Technique in Hardware Design |
163
click to vote
ICCAD
1996
IEEE
15 years 10 months ago
1996
IEEE
We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of gl...
132
click to vote
DATE
2008
IEEE
16 years 19 days ago
2008
IEEE
Metallic Carbon Nanotubes (CNTs) create source-drain shorts in Carbon Nanotube Field Effect Transistors (CNFETs), causing excessive leakage, degraded noise margin and delay variat...
134
click to vote
ASPDAC
2005
ACM
15 years 8 months ago
2005
ACM
Abstract— As technology scales to 0.13 micron and below, designs are requiring buffers to be inserted on interconnects of even moderate length for both critical paths and fixing...
138
click to vote
ASPDAC
2006
ACM
15 years 10 months ago
2006
ACM
- In this paper, we study the relationship between C4 package resonance effects and logical switching timing correlations, which has not been thoroughly investigated in the past. W...
155
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
The scaling of CMOS technology into the nanometer era enables the fabrication of highly integrated systems, which increasingly contain analog and/or RF parts. However, scaling into...