2778 search results - page 90 / 556 » Reuse Technique in Hardware Design |
143
click to vote
DATE
2005
IEEE
15 years 11 months ago
2005
IEEE
In this paper we present arithmetic real-coded variation operators tailored for time slot and turn optimization on TDMA-scheduled resources with evolutionary algorithms. Our opera...
148
click to vote
DSD
2003
IEEE
15 years 11 months ago
2003
IEEE
Cache design for high performance computing requires the realization of two seemingly disjoint goals of higher hit ratios at reduced access times. Recent research advocates the us...
146
click to vote
ICCAD
1998
IEEE
15 years 10 months ago
1998
IEEE
The performance of many modern computer and communication systems is dictated by latency of communication pipelines. At the same time, power consumption is often another limiting ...
160
click to vote
MICRO
1993
IEEE
15 years 10 months ago
1993
IEEE
Extensive research has been done on extracting parallelism from single instruction stream processors. This paper presents some results of our investigation into ways to modify MIM...
160
click to vote
DSD
2010
IEEE
15 years 4 months ago
2010
IEEE
— In this paper we propose a new method of test patterns compression based on a design of a dedicated SAT-based ATPG (Automatic Test Pattern Generator). This compression method i...