Sciweavers

2778 search results - page 86 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2003
IEEE
98views Hardware» more  DATE 2003»
15 years 11 months ago
Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol
System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. These protocols incorporate advanced features such as...
Abhik Roychoudhury, Tulika Mitra, S. R. Karri
ICCAD
2002
IEEE
163views Hardware» more  ICCAD 2002»
16 years 3 months ago
Sub-90nm technologies: challenges and opportunities for CAD
Future high performance microprocessor design with technology scaling beyond 90nm will pose two major challenges: (1) energy and power, and (2) parameter variations. Design practi...
Tanay Karnik, Shekhar Borkar, Vivek De
ICCAD
2007
IEEE
164views Hardware» more  ICCAD 2007»
16 years 3 months ago
Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques
— The need to perform power analysis in the early stages of the design process has become critical as power has become a major design constraint. Embedded and highperformance mic...
Xiaoyao Liang, Kerem Turgay, David Brooks
ICCAD
2007
IEEE
107views Hardware» more  ICCAD 2007»
16 years 3 months ago
Computation of minimal counterexamples by using black box techniques and symbolic methods
— Computing counterexamples is a crucial task for error diagnosis and debugging of sequential systems. If an implementation does not fulfill its specification, counterexamples ...
Tobias Nopper, Christoph Scholl, Bernd Becker
ECBS
2005
IEEE
126views Hardware» more  ECBS 2005»
15 years 11 months ago
Toward Introducing Notification Technology into Distributed Project Teams
Software development can be thought of as the evolution act requirements into a concrete software system. The evolution, achieved through a successive series of elaborations and r...
Jamie L. Smith, Shawn A. Bohner, D. Scott McCricka...