Sciweavers

2778 search results - page 85 / 556
» Reuse Technique in Hardware Design
Sort
View
DRM
2006
Springer
15 years 9 months ago
Proteus: virtualization for diversified tamper-resistance
Despite huge efforts by software providers, software protection mechanisms are still broken on a regular basis. Due to the current distribution model, an attack against one copy o...
Bertrand Anckaert, Mariusz H. Jakubowski, Ramarath...
ISQED
2006
IEEE
101views Hardware» more  ISQED 2006»
16 years 5 days ago
Compiler-Directed Power Density Reduction in NoC-Based Multi-Core Designs
As transistor counts keep increasing and clock frequencies rise, high power consumption is becoming one of the most important obstacles, preventing further scaling and performance...
Sri Hari Krishna Narayanan, Mahmut T. Kandemir, Oz...
ICCD
2004
IEEE
122views Hardware» more  ICCD 2004»
16 years 3 months ago
Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures
Network-on-chip (NoC) has been proposed as a solution for the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity fo...
Krishnan Srinivasan, Karam S. Chatha, Goran Konjev...
DATE
2008
IEEE
226views Hardware» more  DATE 2008»
16 years 19 days ago
A General Method to Evaluate RF BIST Techniques Based on Non-parametric Density Estimation
Abstract— We present a general method to evaluate RF BuiltIn Self-Test (BIST) techniques during the design stage. In particular, the adaptive kernel estimator is used to construc...
Haralampos-G. D. Stratigopoulos, Jeanne Tongbong, ...
ISLPED
1997
ACM
108views Hardware» more  ISLPED 1997»
15 years 10 months ago
Techniques for low energy software
The energy consumption of a system depends upon the hardware and software component of a system. Since it is the software which drives the hardware in most systems, decisions take...
Huzefa Mehta, Robert Michael Owens, Mary Jane Irwi...