Sciweavers

2778 search results - page 67 / 556
» Reuse Technique in Hardware Design
Sort
View
CHARME
2001
Springer
117views Hardware» more  CHARME 2001»
15 years 10 months ago
A Higher-Level Language for Hardware Synthesis
We describe SAFL+: a call-by-value, parallel language in the style of ML which combines imperative, concurrent and functional programming. Synchronous channels allow communication ...
Richard Sharp, Alan Mycroft
EH
2000
IEEE
168views Hardware» more  EH 2000»
15 years 10 months ago
The GOLEM Project: Evolving Hardware Bodies and Brains
The GOLEM project is an attempt to extend evolutionary techniques into the physical world by evolving diverse electro-mechanical machines (robots) that can be fabricated automatic...
Jordan B. Pollack, Hod Lipson
ICCD
1999
IEEE
130views Hardware» more  ICCD 1999»
15 years 10 months ago
Preference-Driven Hierarchical Hardware/Software Partitioning
In this paper, we present a hierarchical evolutionary approach to hardware/software partitioning for real-time embedded systems. In contrast to most of previous approaches, we app...
Gang Quan, Xiaobo Hu, Garrison W. Greenwood
ASAP
2010
IEEE
193views Hardware» more  ASAP 2010»
15 years 7 months ago
Automatic generation of polynomial-based hardware architectures for function evaluation
Abstract--Polynomial approximation is a very general technique for the evaluation of a wide class of numerical functions of one variable. This article details an architecture gener...
Florent de Dinechin, Mioara Joldes, Bogdan Pasca
BCS
2008
15 years 7 months ago
Compiling C-like Languages to FPGA Hardware: Some Novel Approaches Targeting Data Memory Organisation
This paper describes our approaches to raise the level of abstraction at which hardware suitable for accelerating computationally-intensive applications can be specified. Field-Pr...
Qiang Liu, George A. Constantinides, Konstantinos ...