Sciweavers

2778 search results - page 55 / 556
» Reuse Technique in Hardware Design
Sort
View
CSCWD
2006
Springer
15 years 9 months ago
Collaborative Multidisciplinary Design in Virtual Environments
The application designers can usually define their own "virtual environments" by selecting the appropriate computing resources required, or reuse and compose existing en...
Toan Nguyen, Vittorio Selmin
ISSS
1998
IEEE
87views Hardware» more  ISSS 1998»
15 years 10 months ago
Instruction Encoding Techniques for Area Minimization of Instruction ROM
In this paper, we propose instruction encoding techniques for embedded system design, which encode immediate fields of instructions to reduce the size of an instruction memory. Al...
Takanori Okuma, Hiroyuki Tomiyama, Akihiko Inoue, ...
DATE
2005
IEEE
117views Hardware» more  DATE 2005»
15 years 11 months ago
Low Cost Task Migration Initiation in a Heterogeneous MP-SoC
Run-time task migration in a heterogeneous multiprocessor System-on-Chip (MP-SoC) is a challenge that requires cooperation between the task and the operating system. In task migra...
Vincent Nollet, Prabhat Avasare, Jean-Yves Mignole...
DAC
1999
ACM
15 years 10 months ago
Common-Case Computation: A High-Level Technique for Power and Performance Optimization
This paper presents a design methodology, called common-case computation (CCC), and new design automation algorithms for optimizing power consumption or performance. The proposed ...
Ganesh Lakshminarayana, Anand Raghunathan, Kamal S...
CODES
2004
IEEE
15 years 9 months ago
Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis
This paper concerns automatic hardware synthesis from data flow graph (DFG) specification for fast HW/SW cosynthesis. A node in DFG represents a coarse grain block such as FIR and...
Hyunuk Jung, Soonhoi Ha