Sciweavers

2778 search results - page 49 / 556
» Reuse Technique in Hardware Design
Sort
View
167
Voted
IWSOC
2003
IEEE
104views Hardware» more  IWSOC 2003»
15 years 11 months ago
Incorporating Pattern Prediction Technique for Energy Efficient Filter Cache Design
: - A filter cache is proposed at a higher level than the L1 (main) cache in the memory hierarchy and is much smaller. The typical size of filter cache is of the order of 512 Bytes...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...
DATE
2003
IEEE
82views Hardware» more  DATE 2003»
15 years 11 months ago
A Solution for Hardware Emulation of Non Volatile Memory Macrocells
More and more the system verification makes use of hardware emulation techniques that allow a speed up in simulation performance up to thousand times. Typically, a design is comp...
Alessandro Pirola
CORR
2008
Springer
64views Education» more  CORR 2008»
15 years 6 months ago
An adaptive embedded architecture for real-time Particle Image Velocimetry algorithms
Particle Image Velocimetry (PIV) is a method of imaging and analysing fields of flows. The PIV techniques compute and display all the motion vectors of the field in a resulting im...
Alain Aubert, Nathalie Bochard, Virginie Fresse
CIKM
2010
Springer
15 years 4 months ago
Components for information extraction: ontology-based information extractors and generic platforms
Information Extraction (IE) has existed as a field for several decades and has produced some impressive systems in the recent past. Despite its success, widespread usage and comm...
Daya C. Wimalasuriya, Dejing Dou
VL
1998
IEEE
120views Visual Languages» more  VL 1998»
15 years 10 months ago
Visual Patterns + Multi-Focus Fisheye View: An Automatic Scalable Visualization Technique of Data-Flow Visual Program Execution
We present a scalable visualization technique for automatic animation of data-flow visual program execution. We also show a framework to assist programmers' browsing tasks by...
Buntarou Shizuki, Masashi Toyota, Etsuya Shibayama...