Sciweavers

2778 search results - page 478 / 556
» Reuse Technique in Hardware Design
Sort
View
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
16 years 6 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal
PPOPP
2010
ACM
16 years 3 months ago
Application heartbeats for software performance and health
Adaptive, or self-aware, computing has been proposed to help application programmers confront the growing complexity of multicore software development. However, existing approache...
Henry Hoffmann, Jonathan Eastep, Marco D. Santambr...
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra
IEEEPACT
2008
IEEE
16 years 23 days ago
Multi-mode energy management for multi-tier server clusters
This paper presents an energy management policy for reconfigurable clusters running a multi-tier application, exploiting DVS together with multiple sleep states. We develop a the...
Tibor Horvath, Kevin Skadron
CODES
2007
IEEE
16 years 21 days ago
Improved response time analysis of tasks scheduled under preemptive Round-Robin
Round-Robin scheduling is the most popular time triggered scheduling policy, and has been widely used in communication networks for the last decades. It is an efficient schedulin...
Razvan Racu, Li Li, Rafik Henia, Arne Hamann, Rolf...