Sciweavers

2778 search results - page 401 / 556
» Reuse Technique in Hardware Design
Sort
View
ICCAD
2002
IEEE
112views Hardware» more  ICCAD 2002»
15 years 12 months ago
ATPG-based logic synthesis: an overview
The ultimate goal of logic synthesis is to explore implementation flexibility toward meeting design targets, such as area, power, and delay. Traditionally, such flexibility is exp...
Chih-Wei Jim Chang, Malgorzata Marek-Sadowska
COMPUTER
2000
138views more  COMPUTER 2000»
15 years 6 months ago
Making Pointer-Based Data Structures Cache Conscious
Processor and memory technology trends portend a continual increase in the relative cost of accessing main memory. Machine designers have tried to mitigate the effect of this tren...
Trishul M. Chilimbi, Mark D. Hill, James R. Larus
TON
2002
138views more  TON 2002»
15 years 6 months ago
Single-packet IP traceback
The design of the IP protocol makes it difficult to reliably identify the originator of an IP packet. Even in the absence of any deliberate attempt to disguise a packet's orig...
Alex C. Snoeren, Craig Partridge, Luis A. Sanchez,...
MOBIHOC
2012
ACM
13 years 9 months ago
EV-Loc: integrating electronic and visual signals for accurate localization
Nowadays, an increasing number of objects can be represented by their wireless electronic identifiers. For example, people can be recognized by their phone numbers or their phone...
Boying Zhang, Jin Teng, Junda Zhu, Xinfeng Li, Don...
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
16 years 1 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August