Sciweavers

2778 search results - page 399 / 556
» Reuse Technique in Hardware Design
Sort
View
FPL
2006
Springer
103views Hardware» more  FPL 2006»
15 years 10 months ago
An Efficient Fault Tolerance Scheme for Preventing Single Event Disruptions in Reconfigurable Architectures
Reconfigurable architectures are becoming increasingly popular with space related design engineers as they are inherently flexible to meet multiple requirements and offer signific...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
CODES
2001
IEEE
15 years 10 months ago
The TACO protocol processor simulation environment
Network hardware design is becoming increasingly challenging because more and more demands are put on network bandwidth and throughput requirements, and on the speed with which ne...
Seppo Virtanen, Johan Lilius
ISLPED
2007
ACM
97views Hardware» more  ISLPED 2007»
15 years 8 months ago
Detailed placement for leakage reduction using systematic through-pitch variation
We present a novel detailed placement technique that accounts for systematic through-pitch variations to reduce leakage. Leakage depends nearly exponentially on linewidth (gate le...
Andrew B. Kahng, Swamy Muddu, Puneet Sharma
SIGMETRICS
2008
ACM
144views Hardware» more  SIGMETRICS 2008»
15 years 6 months ago
Co-designing the failure analysis and monitoring of large-scale systems
Large-scale distributed systems provide the backbone for numerous distributed applications and online services. These systems span over a multitude of computing nodes located at d...
Abhishek Chandra, Rohini Prinja, Sourabh Jain, Zhi...
VLSISP
2008
123views more  VLSISP 2008»
15 years 6 months ago
Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
Bingfeng Mei, Bjorn De Sutter, Tom Vander Aa, M. W...