2778 search results - page 391 / 556 » Reuse Technique in Hardware Design |
173
click to vote
MICRO
2009
IEEE
16 years 1 months ago
2009
IEEE
Dynamic Random Access Memory (DRAM) is used as the bulk of the main memory in most computing systems and its energy and power consumption has become a first-class design considera...
170
Voted
ASPDAC
2009
ACM
16 years 1 months ago
2009
ACM
- The power gating technique is useful in reducing standby leakage current, but it increases the gate delay. For a functional unit, its maximum allowable delay (for a target clock ...
222
Voted
SBCCI
2005
ACM
16 years 13 days ago
2005
ACM
Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Cur...
177
click to vote
DATE
2003
IEEE
16 years 4 days ago
2003
IEEE
In this paper we propose a design technique to pipeline cache memories for high bandwidth applications. With the scaling of technology cache access latencies are multiple clock cy...
158
click to vote
DATE
2003
IEEE
16 years 4 days ago
2003
IEEE
In today’s deep-submicron designs, the interconnect delays contribute an increasing part to the overall performance of an implementation. Particularly when targeting field prog...