2778 search results - page 390 / 556 » Reuse Technique in Hardware Design |
178
click to vote
ICCAD
2009
IEEE
15 years 4 months ago
2009
IEEE
Current logic synthesis techniques are ineffective for arithmetic circuits. They perform poorly for XOR-dominated circuits, and those with a high fan-in dependency between inputs ...
170
click to vote
ISCA
2005
IEEE
16 years 13 days ago
2005
IEEE
The importance of pushing the performance envelope of disk drives continues to grow, not just in the server market but also in numerous consumer electronics products. One of the m...
132
click to vote
ASPDAC
2006
ACM
16 years 25 days ago
2006
ACM
Abstract— In the UDSM era, crosstalk is an area of considerable concern for designers, as it can have a considerable impact on the yield, both in terms of functionality and opera...
208
Voted
ISPD
2010
ACM
16 years 1 months ago
2010
ACM
Existing 3D placement techniques are mainly used for standardcell circuits, while mixed-size placement is needed to support highlevel functional units and intellectual property (I...
184
Voted
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
—In modern sub-micron design, achieving low-skew clock distributions is facing challenges for high-performance circuits. Symmetric global clock distribution and clock tree synthe...