Sciweavers

2778 search results - page 38 / 556
» Reuse Technique in Hardware Design
Sort
View
ASPDAC
2006
ACM
104views Hardware» more  ASPDAC 2006»
15 years 9 months ago
SAVS: a self-adaptive variable supply-voltage technique for process- tolerant and power-efficient multi-issue superscalar proces
- Technology scaling and sub-wavelength optical lithography is associated with significant process variations. We propose a self-adaptive variable supply-voltage scaling (SAVS) tec...
Hai Li, Yiran Chen, Kaushik Roy, Cheng-Kok Koh
ISPD
1998
ACM
88views Hardware» more  ISPD 1998»
15 years 10 months ago
An efficient technique for device and interconnect optimization in deep submicron designs
In this paper, we formulate a new class of optimization problem, named the general CH-posynomial program, and reveal the general dominance property. We propose an efcient algorith...
Jason Cong, Lei He
ICCAD
1994
IEEE
200views Hardware» more  ICCAD 1994»
15 years 10 months ago
Techniques for crosstalk avoidance in the physical design of high-performance digital systems
Interconnectperformance does not scale well into deep submicron dimensions, and the rising number of analog effects erodes tal abstraction necessary for high levels of integration...
Desmond Kirkpatrick, Alberto L. Sangiovanni-Vincen...
ISCAS
1994
IEEE
96views Hardware» more  ISCAS 1994»
15 years 10 months ago
Analysis and Design of Adaptive Self-Trimming Technique for A/D Converters
A novel self-trimming algorithm for A/D converters [1,2] has been presented which continually trims thresholds in the flash A/D subconverters of two-stage and pipelined A/D conver...
Zhiqiang Gu, W. Martin Snelgrove
ASPDAC
2009
ACM
131views Hardware» more  ASPDAC 2009»
16 years 17 days ago
A 1 GHz CMOS comparator with dynamic offset control technique
− A dynamic offset control technique that employs charge compensation by timing control is proposed for comparator design in scaled CMOS technology. The analysis has
Xiaolei Zhu, Sanroku Tsukamoto, Tadahiro Kuroda