Sciweavers

2778 search results - page 380 / 556
» Reuse Technique in Hardware Design
Sort
View
CGO
2005
IEEE
16 years 14 days ago
SWIFT: Software Implemented Fault Tolerance
To improve performance and reduce power, processor designers employ advances that shrink feature sizes, lower voltage levels, reduce noise margins, and increase clock rates. Howev...
George A. Reis, Jonathan Chang, Neil Vachharajani,...
ASPDAC
2005
ACM
92views Hardware» more  ASPDAC 2005»
16 years 12 days ago
Detailed placement for improved depth of focus and CD control
— Sub-resolution assist features (SRAFs) provide an absolutely essential technique for critical dimension (CD) control and process window enhancement in subwavelength lithography...
Puneet Gupta, Andrew B. Kahng, Chul-Hong Park
CODES
2004
IEEE
15 years 10 months ago
Optimizing the memory bandwidth with loop fusion
The memory bandwidth largely determines the performance and energy cost of embedded systems. At the compiler level, several techniques improve the memory bandwidth at the scope of...
Paul Marchal, José Ignacio Gómez, Fr...
AFRIGRAPH
2001
ACM
15 years 10 months ago
A gesture processing framework for multimodal interaction in virtual reality
This article presents a gesture detection and analysis framework for modelling multimodal interactions. It is particulary designed for its use in Virtual Reality (VR) applications...
Marc Erich Latoschik
IEEEPACT
2006
IEEE
16 years 26 days ago
Architectural support for operating system-driven CMP cache management
The role of the operating system (OS) in managing shared resources such as CPU time, memory, peripherals, and even energy is well motivated and understood [23]. Unfortunately, one...
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi