Sciweavers

2778 search results - page 373 / 556
» Reuse Technique in Hardware Design
Sort
View
DAC
2003
ACM
16 years 7 months ago
Compiler-generated communication for pipelined FPGA applications
In this paper, we describe a set of compiler analyses and an implementation that automatically map a sequential and un-annotated C program into a pipelined implementation, targete...
Heidi E. Ziegler, Mary W. Hall, Pedro C. Diniz
ICC
2009
IEEE
122views Communications» more  ICC 2009»
16 years 1 months ago
Using Area Hierarchy for Multi-Resolution Storage and Search in Large Wireless Sensor Networks
—We consider multi-resolution storage, a technique for providing scalable adaptive data fidelity, necessary for many applications of large wireless sensor networks (WSNs). Altho...
Konrad Iwanicki, Maarten van Steen
AHS
2006
IEEE
137views Hardware» more  AHS 2006»
16 years 27 days ago
Genetic Algorithm based Engine for Domain-Specific Reconfigurable Arrays
Domain-specific reconfigurable arrays have shown to provide an efficient trade-off between flexibility of FPGA and performance of ASIC circuit. Nonetheless, the design of these he...
Wing On Fung, Tughrul Arslan, Sami Khawam
EUROMICRO
2006
IEEE
16 years 27 days ago
Visualization of Areas of Interest in Component-Based System Architectures
Understanding complex component-based systems often requires getting insight in how certain system properties, such as performance, trust, reliability, or structural attributes, c...
Heorhiy Byelas, Egor Bondarev, Alexandru Telea
ISCAS
2006
IEEE
103views Hardware» more  ISCAS 2006»
16 years 26 days ago
A high-speed low-energy dynamic PLA using an input-isolation scheme
— Recently, there has been renewed interest in structured logic arrays due to a number of inherent advantages. However, before they will be more widely adopted, structured logic ...
Reza Molavi, Shahriar Mirabbasi, Resve A. Saleh