Sciweavers

2778 search results - page 371 / 556
» Reuse Technique in Hardware Design
Sort
View
153
Voted
JCIT
2007
63views more  JCIT 2007»
15 years 6 months ago
Optimizing Reaching Definitions Overhead in Queue Processors
Queue computers are a viable option for embedded systems design. Queue computers feature a dense instruction set, high parallelism, low hardware complexity. In this paper we propo...
Yuki Nakanishi, Arquimedes Canedo, Ben A. Abderaze...
IJOE
2008
122views more  IJOE 2008»
15 years 5 months ago
Mixed Reality Environment for Web-Based Laboratory Interactive Learning
: This paper presents a web-based laboratory for distance learners by incorporating simulation and hardware implementation into web-based e-learning systems. It presents a developm...
Kasim M. Al-Aubidy
198
Voted
WWW
2009
ACM
16 years 7 months ago
Rapid development of spreadsheet-based web mashups
The rapid growth of social networking sites and web communities have motivated web sites to expose their APIs to external developers who create mashups by assembling existing func...
Woralak Kongdenfha, Boualem Benatallah, Julien Vay...
WSC
1998
15 years 8 months ago
Applying Temporal Databases to HLA Data Collection and Analysis
The High Level Architecture (HLA) for distributed simulations was proposed by the Defense Modeling and Simulation Office of the Department of Defense (DOD) in order to support int...
Thom McLean, Leo Mark, Margaret L. Loper, David Ro...
SAC
2010
ACM
15 years 7 months ago
Graph-based verification of static program constraints
Software artifacts usually have static program constraints and these constraints should be satisfied in each reuse. In addition to this, the developers are also required to satisf...
Selim Ciraci, Pim van den Broek, Mehmet Aksit