Sciweavers

2778 search results - page 366 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
16 years 1 months ago
A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
— As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to ...
Swaroop Ghosh, Patrick Ndai, Kaushik Roy
191
Voted
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
16 years 24 days ago
Virtually Pipelined Network Memory
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
Banit Agrawal, Timothy Sherwood
CODES
2006
IEEE
16 years 25 days ago
Retargetable code optimization with SIMD instructions
Retargetable C compilers are nowadays widely used to quickly obtain compiler support for new embedded processors and to perform early processor architecture exploration. One frequ...
Manuel Hohenauer, Christoph Schumacher, Rainer Leu...
SIGMETRICS
2006
ACM
123views Hardware» more  SIGMETRICS 2006»
16 years 22 days ago
Exploiting redundancy to conserve energy in storage systems
This paper makes two main contributions. First, it introduces Diverted Accesses, a technique that leverages the redundancy in storage systems to conserve disk energy. Second, it e...
Eduardo Pinheiro, Ricardo Bianchini, Cezary Dubnic...
ASPDAC
2004
ACM
118views Hardware» more  ASPDAC 2004»
16 years 6 days ago
Fast and efficient voltage scheduling by evolutionary slack distribution
- To minimize energy consumption by voltage scaling in design of heterogeneousreal-time embeddedsystems, it is necessary to perfom two distinct tasks: task scheduling (TS) and volt...
Bita Gorjiara, Pai H. Chou, Nader Bagherzadeh, Meh...