Sciweavers

2778 search results - page 362 / 556
» Reuse Technique in Hardware Design
Sort
View
MICRO
2008
IEEE
84views Hardware» more  MICRO 2008»
16 years 1 months ago
A performance-correctness explicitly-decoupled architecture
Optimizing the common case has been an adage in decades of processor design practices. However, as the system complexity and optimization techniques’ sophistication have increas...
Alok Garg, Michael C. Huang
DATE
2007
IEEE
80views Hardware» more  DATE 2007»
16 years 1 months ago
Engineering trust with semantic guardians
The ability to guarantee the functional correctness of digital integrated circuits and, in particular, complex microprocessors, is a key task in the production of secure and trust...
Ilya Wagner, Valeria Bertacco
ISQED
2005
IEEE
84views Hardware» more  ISQED 2005»
16 years 11 days ago
Performance Driven OPC for Mask Cost Reduction
With continued aggressive process scaling in the subwavelength lithographic regime, resolution enhancement techniques (RETs) such as optical proximity correction (OPC) are an inte...
Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, J...
IWMM
2004
Springer
101views Hardware» more  IWMM 2004»
16 years 4 days ago
Exploring the barrier to entry: incremental generational garbage collection for Haskell
We document the design and implementation of a “production” incremental garbage collector for GHC 6.2. It builds on our earlier work (Non-stop Haskell) that exploited GHC’s ...
Andrew M. Cheadle, A. J. Field, Simon Marlow, Simo...
DATE
2010
IEEE
153views Hardware» more  DATE 2010»
15 years 12 months ago
Taming the component timing: A CBD methodology for real-time embedded systems
—The growing trend towards using component based design approach in embedded system development requires addressing newer system engineering challenges. These systems are usually...
Manoj G. Dixit, Pallab Dasgupta, S. Ramesh