Sciweavers

2778 search results - page 355 / 556
» Reuse Technique in Hardware Design
Sort
View
ETS
2010
IEEE
150views Hardware» more  ETS 2010»
15 years 7 months ago
Improving CNF representations in SAT-based ATPG for industrial circuits using BDDs
It was shown in the past that ATPG based on the Boolean Satisfiability problem is a beneficial complement to traditional ATPG techniques. Its advantages can be observed especially ...
Daniel Tille, Stephan Eggersglüß, Rene ...
ASPDAC
2010
ACM
168views Hardware» more  ASPDAC 2010»
15 years 4 months ago
Hybrid dynamic energy and thermal management in heterogeneous embedded multiprocessor SoCs
Heterogeneous multiprocessor system-on-chips (MPSoCs) which consist of cores with various power and performance characteristics can customize their configuration to achieve higher ...
Shervin Sharifi, Ayse Kivilcim Coskun, Tajana Simu...
ICCAD
2010
IEEE
158views Hardware» more  ICCAD 2010»
15 years 4 months ago
Novel binary linear programming for high performance clock mesh synthesis
Clock mesh is popular in high performance VLSI design because it is more robust against variations than clock tree at a cost of higher power consumption. In this paper, we propose ...
Minsik Cho, David Z. Pan, Ruchir Puri
TVCG
2012
162views Hardware» more  TVCG 2012»
13 years 9 months ago
A Statistical Quality Model for Data-Driven Speech Animation
—In recent years, data-driven speech animation approaches have achieved significant successes in terms of animation quality. However, how to automatically evaluate the realism o...
Xiaohan Ma, Zhigang Deng
MICRO
2006
IEEE
135views Hardware» more  MICRO 2006»
16 years 23 days ago
Support for High-Frequency Streaming in CMPs
As the industry moves toward larger-scale chip multiprocessors, the need to parallelize applications grows. High inter-thread communication delays, exacerbated by over-stressed hi...
Ram Rangan, Neil Vachharajani, Adam Stoler, Guilhe...