Sciweavers

2778 search results - page 353 / 556
» Reuse Technique in Hardware Design
Sort
View
ISQED
2002
IEEE
106views Hardware» more  ISQED 2002»
15 years 11 months ago
Trading off Reliability and Power-Consumption in Ultra-low Power Systems
Critical systems like pace-makers, defibrillators, wearable computers and other electronic gadgets have to be designed not only for reliability but also for ultra-low power consu...
Atul Maheshwari, Wayne Burleson, Russell Tessier
FPL
2009
Springer
96views Hardware» more  FPL 2009»
15 years 11 months ago
Noise impact of single-event upsets on an FPGA-based digital filter
Field-programmable gate arrays are well-suited to DSP and digital communications applications. SRAM-based FPGAs, however, are susceptible to radiation-induced single-event upsets ...
Brian H. Pratt, Michael J. Wirthlin, Michael P. Ca...
ISPD
2000
ACM
145views Hardware» more  ISPD 2000»
15 years 11 months ago
A snap-on placement tool
The standard cell placement problem has been extensively studied in the past twenty years. Many approaches were proposed and proven e ective in practice. However, successful place...
Xiaojian Yang, Maogang Wang, Kenneth Eguro, Majid ...
ICCAD
1999
IEEE
95views Hardware» more  ICCAD 1999»
15 years 11 months ago
Dynamic power management using adaptive learning tree
Dynamic Power Management (DPM) is a technique to reduce power consumption of electronic systems by selectively shutting down idle components. The quality of the shutdown control a...
Eui-Young Chung, Luca Benini, Giovanni De Micheli
ASPDAC
1998
ACM
72views Hardware» more  ASPDAC 1998»
15 years 10 months ago
Space- and Time-Efficient BDD Construction via Working Set Control
Binary decision diagrams (BDDs) have been shown to be a powerful tool in formal verification. Efficient BDD construction techniques become more important as the complexity of proto...
Bwolen Yang, Yirng-An Chen, Randal E. Bryant, Davi...