Sciweavers

2778 search results - page 347 / 556
» Reuse Technique in Hardware Design
Sort
View
DAC
2008
ACM
16 years 7 months ago
Scan chain clustering for test power reduction
An effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-...
Christian G. Zoellin, Hans-Joachim Wunderlich, Jen...
CODES
2007
IEEE
16 years 1 months ago
Performance improvement of block based NAND flash translation layer
With growing capacities of flash memories, an efficient layer to manage read and write access to flash is required. NFTL is a widely used block based flash translation layer de...
Siddharth Choudhuri, Tony Givargis
151
Voted
FMCAD
2007
Springer
16 years 27 days ago
Global Optimization of Compositional Systems
—Embedded systems typically consist of a composition of a set of hardware and software IP modules. Each module is heavily optimized by itself. However, when these modules are com...
Fadi A. Zaraket, John Pape, Adnan Aziz, Margarida ...
CHI
2005
ACM
16 years 7 months ago
Sketch-based rapid prototyping platform for hardware-software integrated interactive products
This paper presents a platform in which interaction designers can effectively and rapidly develop tangible interactive prototypes by sketching. The study aims to build a platform ...
Tek-Jin Nam
ISCAS
2007
IEEE
133views Hardware» more  ISCAS 2007»
16 years 1 months ago
GAPSYS: A GA-based Tool for Automated Passive Analog Circuit Synthesis
— This paper presents GAPSYS - a genetic algorithm based automated circuit synthesis tool for passive analog circuits. It describes the procedure for developing both the circuit ...
Angan Das, Ranga Vemuri