Sciweavers

2778 search results - page 341 / 556
» Reuse Technique in Hardware Design
Sort
View
CCS
2011
ACM
14 years 6 months ago
VMCrypt: modular software architecture for scalable secure computation
Garbled circuits play a key role in secure computation. Unlike previous work, which focused mainly on efficiency and automation aspects of secure computation, in this paper we foc...
Lior Malka
ISCAS
2005
IEEE
197views Hardware» more  ISCAS 2005»
16 years 9 days ago
Averaging attack resilient video fingerprinting
— This paper addresses an effective technique for digital fingerprinting for video. While orthogonal modulation technique is a straightforward and widely used method for digital ...
In Koo Kang, Choong-Hoon Lee, Hae-Yeoun Lee, Jong-...
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
16 years 1 months ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
16 years 1 months ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
MICRO
2008
IEEE
103views Hardware» more  MICRO 2008»
16 years 1 months ago
Testudo: Heavyweight security analysis via statistical sampling
Heavyweight security analysis systems, such as taint analysis and dynamic type checking, are powerful technologies used to detect security vulnerabilities and software bugs. Tradi...
Joseph L. Greathouse, Ilya Wagner, David A. Ramos,...