Sciweavers

2778 search results - page 333 / 556
» Reuse Technique in Hardware Design
Sort
View
FPL
2009
Springer
149views Hardware» more  FPL 2009»
15 years 11 months ago
Reconfigurable fault tolerance: A framework for environmentally adaptive fault mitigation in space
Commercial SRAM-based FPGAs have the potential to provide aerospace applications with the necessary performance to meet next-generation mission requirements. However, the suscepti...
Adam Jacobs, Alan D. George, Grzegorz Cieslewski
ECBS
2000
IEEE
99views Hardware» more  ECBS 2000»
15 years 11 months ago
Enhancing Architectural Mismatch Detection with Assumptions
Detecting software architecture inconsistencies is a critical issue in software design. Software systems are described in terms of components, component behavior and interaction a...
Sebastián Uchitel, Daniel Yankelevich
EUROMICRO
2000
IEEE
15 years 11 months ago
Formal Coverification of Embedded Systems Using Model Checking
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
Luis Alejandro Cortés, Petru Eles, Zebo Pen...
DATE
2010
IEEE
163views Hardware» more  DATE 2010»
15 years 11 months ago
Enhanced Q-learning algorithm for dynamic power management with performance constraint
- This paper presents a novel power management techniques based on enhanced Q-learning algorithms. By exploiting the submodularity and monotonic structure in the cost function of a...
Wei Liu, Ying Tan, Qinru Qiu
ICCAD
1999
IEEE
67views Hardware» more  ICCAD 1999»
15 years 11 months ago
Realizable reduction for RC interconnect circuits
Interconnect reduction is an important step in the design and analysis of complex interconnects found in present-day integrated circuits. This paper presents techniques for obtain...
Anirudh Devgan, Peter R. O'Brien