Sciweavers

2778 search results - page 328 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2009
IEEE
129views Hardware» more  DATE 2009»
16 years 1 months ago
Energy minimization for real-time systems with non-convex and discrete operation modes
—We present an optimal methodology for dynamic voltage scheduling problem in the presence of realistic assumption such as leakage-power and intra-task overheads. Our contribution...
Foad Dabiri, Alireza Vahdatpour, Miodrag Potkonjak...
DATE
2009
IEEE
100views Hardware» more  DATE 2009»
16 years 1 months ago
Increasing the accuracy of SAT-based debugging
Equivalence checking and property checking are powerful techniques to detect error traces. Debugging these traces is a time consuming design task where automation provides help. I...
André Sülflow, Görschwin Fey, C&e...
DATE
2009
IEEE
90views Hardware» more  DATE 2009»
16 years 1 months ago
A scalable method for the generation of small test sets
This paper presents a scalable method to generate close to minimal size test pattern sets for stuck-at faults in scan based circuits. The method creates sets of potentially compat...
Santiago Remersaro, Janusz Rajski, Sudhakar M. Red...
ECMDAFA
2009
Springer
138views Hardware» more  ECMDAFA 2009»
16 years 1 months ago
A Pattern Mining Approach Using QVT
Model Driven Software Development (MDSD) has matured over the last few years and is now becoming an established technology. Models are used in various contexts, where the possibili...
Jens Kübler, Thomas Goldschmidt
ISLPED
2009
ACM
161views Hardware» more  ISLPED 2009»
16 years 1 months ago
Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches
The design trend of caches in modern processors continues to increase their capacity with higher associativity to cope with large data footprint and take advantage of feature size...
Mrinmoy Ghosh, Emre Özer, Simon Ford, Stuart ...