Sciweavers

2778 search results - page 321 / 556
» Reuse Technique in Hardware Design
Sort
View
CAV
2008
Springer
131views Hardware» more  CAV 2008»
15 years 8 months ago
Validating High-Level Synthesis
The growing design-productivity gap has made designers shift toward using high-level languages like C, C++ and Java to do system-level design. High-Level Synthesis (HLS) is the pro...
Sudipta Kundu, Sorin Lerner, Rajesh Gupta
ISCA
2006
IEEE
123views Hardware» more  ISCA 2006»
15 years 6 months ago
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks
Packet-based on-chip networks are increasingly being adopted in complex System-on-Chip (SoC) designs supporting numerous homogeneous and heterogeneous functional blocks. These Net...
Jongman Kim, Chrysostomos Nicopoulos, Dongkook Par...
SIGMETRICS
2010
ACM
215views Hardware» more  SIGMETRICS 2010»
15 years 5 months ago
Quantifying the sustainability impact of data center availability
Data center availability is critical considering the explosive growth in Internet services and people’s dependence on them. Furthermore, in recent years, sustainability has beco...
Manish Marwah, Paulo Romero Martins Maciel, Amip S...
SEMWEB
2007
Springer
16 years 23 days ago
TaxoMap in the OAEI 2007 Alignment Contest
This paper presents our first participation in the OAEI 2007 campaign. It describes an approach to align taxonomies which relies on terminological and structural techniques applie...
Haïfa Zargayouna, Brigitte Safar, Chantal Rey...
CODES
2001
IEEE
15 years 10 months ago
Compiler-directed selection of dynamic memory layouts
Compiler technology is becoming a key component in the design of embedded systems, mostly due to increasing participation of software in the design process. Meeting system-level ob...
Mahmut T. Kandemir, Ismail Kadayif