Sciweavers

2778 search results - page 296 / 556
» Reuse Technique in Hardware Design
Sort
View
GECCO
2003
Springer
120views Optimization» more  GECCO 2003»
15 years 12 months ago
Multi-FPGA Systems Synthesis by Means of Evolutionary Computation
Abstract. Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and num...
José Ignacio Hidalgo, Francisco Ferná...
FPL
2009
Springer
145views Hardware» more  FPL 2009»
15 years 11 months ago
Area estimation and optimisation of FPGA routing fabrics
This paper presents a methodology for estimating and optimising FPGA routing fabrics using high-level modelling and convex optimisation techniques. Experimental methods for explor...
Alastair M. Smith, George A. Constantinides, Peter...
CAV
2000
Springer
89views Hardware» more  CAV 2000»
15 years 11 months ago
Tuning SAT Checkers for Bounded Model Checking
Abstract. Bounded Model Checking based on SAT methods has recently been introduced as a complementary technique to BDD-based Symbolic Model Checking. The basic idea is to search fo...
Ofer Strichman
ICCAD
1999
IEEE
78views Hardware» more  ICCAD 1999»
15 years 11 months ago
Probabilistic state space search
This paper describes a probabilistic approach to state space search. The presented method applies a ranking of the design states according to their probability of reaching a given...
Andreas Kuehlmann, Kenneth L. McMillan, Robert K. ...
ICCAD
1998
IEEE
71views Hardware» more  ICCAD 1998»
15 years 11 months ago
High-level variable selection for partial-scan implementation
In this paper, we propose a high-level variable selection for partial-scan approach to improve the testability of digital systems. The testability of a design is evaluated at the ...
Frank F. Hsu, Janak H. Patel