Sciweavers

2778 search results - page 285 / 556
» Reuse Technique in Hardware Design
Sort
View
DATE
2009
IEEE
119views Hardware» more  DATE 2009»
16 years 1 months ago
On-chip communication architecture exploration for processor-pool-based MPSoC
— MPSoC is evolving towards processor-pool (PP)-based architectures, which employ hierarchical on-chip network for inter- and intra-PP communication. Since the design space of PP...
Young-Pyo Joo, Sungchan Kim, Soonhoi Ha
SASP
2008
IEEE
101views Hardware» more  SASP 2008»
16 years 1 months ago
Custom Processor Core Construction from C Code
—In this paper we present a method for construction of application specific processor cores from a given C code. Our approach consists of three phases. We start by quantifying t...
Jelena Trajkovic, Daniel D. Gajski
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
16 years 20 days ago
Systematic stability-analysis method for analog circuits
Analyzing the stability of an analog circuit is an important part of the circuit design. Several commercial simulators are equipped with special stability analysis techniques. Pro...
Gerd Vandersteen, Stephane Bronckers, Petr Dobrovo...
ICCAD
1994
IEEE
144views Hardware» more  ICCAD 1994»
15 years 10 months ago
Power analysis of embedded software: a first step towards software power minimization
Embedded computer systems are characterized by the presence of a dedicated processor and the software that runs on it. Power constraints are increasingly becoming the critical com...
Vivek Tiwari, Sharad Malik, Andrew Wolfe
TEI
2012
ACM
277views Hardware» more  TEI 2012»
14 years 2 months ago
FoldMe: interacting with double-sided foldable displays
In this paper, we present a novel device concept that features double-sided displays which can be folded using predefined hinges. The device concept enables users to dynamically a...
Mohammadreza Khalilbeigi, Roman Lissermann, Wolfga...