Sciweavers

2778 search results - page 277 / 556
» Reuse Technique in Hardware Design
Sort
View
CCR
1999
138views more  CCR 1999»
15 years 6 months ago
Context-agile encryption for high speed communication networks
Different applications have different security requirements for data privacy, data integrity, and authentication. Encryption is one technique that addresses these requirements. En...
Lyndon G. Pierson, Edward L. Witzke, Mark O. Bean,...
ACSAC
2002
IEEE
15 years 11 months ago
Safe Virtual Execution Using Software Dynamic Translation
Safe virtual execution (SVE) allows a host computer system to reduce the risks associated with running untrusted programs. SVE prevents untrusted programs from directly accessing ...
Kevin Scott, Jack W. Davidson
CSMR
2004
IEEE
15 years 10 months ago
Supporting Architectural Restructuring by Analyzing Feature Models
In order to lower the risk, reengineering projects aim at high reuse rates. Therefore, tasks like architectural restructuring have to be performed in a way that developed new syst...
Ilian Pashov, Matthias Riebisch, Ilka Philippow
ISPD
2010
ACM
177views Hardware» more  ISPD 2010»
16 years 1 months ago
Skew management of NBTI impacted gated clock trees
NBTI (Negative Bias Temperature Instability) has emerged as the dominant failure mechanism for PMOS in nanometer IC designs. However, its impact on one of the most important compo...
Ashutosh Chakraborty, David Z. Pan
ICCAD
2003
IEEE
158views Hardware» more  ICCAD 2003»
16 years 3 months ago
Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages
Dynamic voltage scaling (DVS) is arguably the most effective energy reduction technique. The multiple-voltage DVS systems, which can operate only at pre-determined discrete voltag...
Shaoxiong Hua, Gang Qu