Sciweavers

2778 search results - page 267 / 556
» Reuse Technique in Hardware Design
Sort
View
ASPDAC
2005
ACM
79views Hardware» more  ASPDAC 2005»
15 years 8 months ago
Floorplan management: incremental placement for gate sizing and buffer insertion
Incremental physical design is an important methodology towards achieving design closure for high-performance large-scale circuits. Placement tools must accommodate incremental ch...
Chen Li 0004, Cheng-Kok Koh, Patrick H. Madden
ATVA
2010
Springer
114views Hardware» more  ATVA 2010»
15 years 6 months ago
Methods for Knowledge Based Controlling of Distributed Systems
Abstract. Controlling concurrent systems to impose some global invariant is an undecidable problem. One can gain decidability at the expense of reducing concurrency. Even under thi...
Saddek Bensalem, Marius Bozga, Susanne Graf, Doron...
DATE
2005
IEEE
91views Hardware» more  DATE 2005»
16 years 6 days ago
Reliability-Centric High-Level Synthesis
Importance of addressing soft errors in both safety critical applications and commercial consumer products is increasing, mainly due to ever shrinking geometries, higher-density c...
Suleyman Tosun, Nazanin Mansouri, Ercument Arvas, ...
SBACPAD
2005
IEEE
176views Hardware» more  SBACPAD 2005»
16 years 4 days ago
Analyzing and Improving Clustering Based Sampling for Microprocessor Simulation
The time required to simulate a complete benchmark program using the cycle-accurate model of a microprocessor can be prohibitively high. One of the proposed methodologies, represe...
Yue Luo, Ajay Joshi, Aashish Phansalkar, Lizy Kuri...
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
16 years 1 months ago
Latency criticality aware on-chip communication
—Packet-switched interconnect fabric is a promising on-chip communication solution for many-core architectures. It offers high throughput and excellent scalability for on-chip da...
Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe S...